ABSTRACT This paper describes the data acquisition system planned for the SLD detector which is being constructed for use with the SLAC Linear Collider (SLC). An exclusively FASTBUS frontend system is used together with a VAX-based host system. While the volume of data transferred does not challenge the band-width capablities of FASTBUS, extensive use is made of the parallel processing capablities allowed by FASTBUS to reduce the data to a size which can be handled by the host system. The low repetition rate of the SLC allows a relatively simple software-based trigger. The principal components and overall architecture of the hardware and software are described.
INTRODUCTION
SLD is a large solenoidal detector being constructed for use with the SLAC Linear Collider (SLC), and is expected to begin operation in 1989. The detector will be used to study e+e-collisions at energies up to 100 GeV, and is being designed to give 97% of full solid angle coverage with good tracking resolution, particle identification, and electromagnetic and hadronic calorimetry. A schematic cross section of one quadrant of the detector is shown in Fig. 1 . The principal elements of the detector include: * A vertex detector at a radius of 1-3 cm from the beam, consisting of 220 CCD chips, and a total of 50 million pixels with 22 ,um spacing. * A drift chamber system with approximately 8000 wires and an azimuthal resolution of less than 100 Hm. An axial resolution of less than 1.5 mm is obtained using charge division and 50 mrad stereo. * A Cerenkov Ring Imaging Detector (CRID) with both gas and liquid radiators. The axial coordinate of converted photons is obtained from the drift time of the photoelectrons to an array of proprtional wires at the ends of the detector; the radial coordinate is determined using charge division on the highly resistive wires; the azimuthal coordinte is determined by which of the approximately 16,000 wires detected the electron. * A uranium -liquid argon calorimeter with two electromagnetic and two hadronic sections arranged in projective towers, containing a total of approximately 45,000 channels. * An iron calorimeter used to supplement the 3-interactionlength liquid argon calorimeter, and to identify muons. The iron calorimeter uses streamer tubes with approximately 10,000 channels of pad analog readouts, and 100,000 channels of strip digital readouts. The FASTBUS readout and trigger system, shown schematically in Fig. 2 Addresses and pulse heights for these pixels are saved in a FASTBUS readable memory for readout by the SSP.
The drift chambers and Cerenkov Ring Imaging Detectors are read out using a wave form sampling module shown schematically in Fig. 3 . Because the full digitization of the drift chamber system requires approximately 30 msec, signals from each wire are first passed through an analog comparator and latched for use by the trigger system between beam crossings. For full digitization, the analog signals are sent to an Analog Memory Unit3,4 (AMU). The AMU is a custom VLSI chip containing 256 sample and hold circuits. Two AMU chips are multiplexed together for each wire for a total of 512 samples, and data from a single wire are sampled by the AMUs at 7 nsec intervals (or 50 nsec in the case of the CRIDs), thus storing a complete 512 sample wave form for each wire. Analog data for 64 wires are then multiplexed from the AMUs to a single ADC which digitizes the data at a 1 MHz rate. Pedestal subtractions and gain corrections are then applied to the digitized data. Finally, threshold logic supresses empty channel data before storing the remaining data in memory. This logic utilizes a look ahead feature in order to save several additional samples before and after the leading and trailing edge thresholds so that the thresholds need not be set exceptionally low.
Signals from the liquid argon calorimeter and the pads of the iron calorimeter are sent to a Calorimeter Data Unit (CDU), which is an analog memory chip similar to the AMU. The CDU is arranged to make 4 Additionally a calibration pulser system will be used in each of the detector subsystems in order to calibrate the individual detector channels through the preamplifiers. 7. HOST PROCESSOR The host processor system is shown schematically in Fig.  4 . Principal elements include:
* The front-end system of Micro-VAX computers previously discussed. * A VAX 8600 clustered with a VAX 11/780, interfaced to FASTBUS and CAMAC. * Primary and secondary operator consoles. * Local and wide-area networking. Although discussed in a previous section on the FASTBUS acquisition system, the Micro-VAX system may legitimately be considered as part of the host processor system. The software run in the Micro-VAXen is identical to that run for offline analysis (if the filtering algorithms change between the time the data is acquired and the time it is analysed offline). The Micro-VAX runs the same VMS operating system as the primary host computer, and the connection to ethernet allows programs to be run interactively, so that these computers may also be used for diagnostic purposes.
The primary operator consoles consist of a terminal, touch panel, color graphic display, and a Micro-VAX computer connected to the host computer by ethernet. Additionally, secondary consoles, which are simply graphic terminals, emulate the functions of the primary consoles. These provide an inexpensive and readily available interface to the online system from remote (either within or outside SLAC) as well as local locations.
SOFTWARE ARCHITECTURE
The software architecture of the host system is illustrated schematically in Fig. 5 . The system consists of a series of processes which constitute a mainline analysis and a set of Solo Control Programs (SCPs) which perform control and display functions and may be custom tailored for application specific purposes.
The mainline analysis tasks run as batch (non-interactive) processes, and perform analyses which, in the absense of infinite computing power, cannot be duplicated by other consumer processes. The processes in Fig. 5 representing the mainline analysis were chosen for purposes of illustration, and bear little resemblence to those which will ultimately be implemented. More important is the network structure required to support such a system. The network structure allows for future offloading of analysis tasks to micro-processor farms, and allows the definition of alternate analysis paths for development or other special purposes. Any process (including the SCPs) may request a subset of event information from any other process subject to event selection criterea. Processes may also append data to an event.
The SCPs use a touch-panel driven system adapted from that developed for the SLC control system.5 Any number of SCPs may be running concurrently, and not all SCPs need be identical. Code developed for the touch panel and display system provides a well defined separation between "system" and application code, and allows application code to be easily attached to user defined touch panel buttons to provide for custom applications. In addition to having access to histograms and displays accumulated by the mainline analysis processes, the SCP is capable of requesting single event information from these processes, allowing it to perform parasitic Terminals (secondary consoles) Fig. 4 . Host computer configuration. 
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